index
:
picorv32
master
toolchain-hack-nosbh
Fork of https://github.com/YosysHQ/picorv32.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
picorv32.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add correct interupt handling in RVFI trace
Clifford Wolf
2017-09-13
1
-16
/
+49
*
Add rvfi_halt and rvfi_intr to picorv32_axi and picorv32_wb
Clifford Wolf
2017-09-13
1
-0
/
+8
*
Revert "Fix RISCV_FORMAL_BLACKBOX_REGS (broke liveness on branch ops)"
Clifford Wolf
2017-09-13
1
-10
/
+10
*
Fix RISCV_FORMAL_BLACKBOX_REGS (broke liveness on branch ops)
Clifford Wolf
2017-09-12
1
-10
/
+10
*
Update rvfi_order according to current rvfi spec
Clifford Wolf
2017-09-05
1
-4
/
+4
*
Suppress writes to cpuregs[0] to prevent confusion
Clifford Wolf
2017-07-14
1
-2
/
+2
*
Remove some trailing whitespace
Larry Doolittle
2017-06-13
1
-1
/
+1
*
Add rvfi_halt and rvfi_intr ports
Clifford Wolf
2017-06-06
1
-0
/
+4
*
Add RVFI to AXI and WB wrappers modules, Add RVFI monitor support to test bench
Clifford Wolf
2017-05-27
1
-0
/
+80
*
Fixed jalr, c_jalr, and c_jr insns (bug discovered by riscv-formal)
Clifford Wolf
2017-05-18
1
-2
/
+2
*
Fix decoding of C.ADDI instruction
Clifford Wolf
2017-05-13
1
-5
/
+3
*
Add riscv-formal alu/regs blackboxing
Clifford Wolf
2017-05-11
1
-0
/
+14
*
Fix decoding of illegal/reserved opcodes as other valid opcodes
Clifford Wolf
2017-05-07
1
-21
/
+29
*
testbench_wb.v: unify verbose output with axi testbench
Antony Pavlov
2017-04-06
1
-2
/
+3
*
Fix indenting in wishbone code
Clifford Wolf
2017-03-14
1
-53
/
+46
*
WIP: add WISHBONE interconnect support
Antony Pavlov
2017-03-14
1
-0
/
+202
*
Fix in rvfi_mem_ handling (when compressed isa is enabled)
Clifford Wolf
2017-02-27
1
-13
/
+12
*
Add DEBUGNETS debug flag
Clifford Wolf
2017-02-26
1
-1
/
+6
*
Fix verilog code for modelsim
Clifford Wolf
2017-02-17
1
-1
/
+7
*
Fix "mem_xfer is used before its declaration" warning
Clifford Wolf
2017-02-11
1
-1
/
+2
*
Rename RVFI ports
Clifford Wolf
2017-01-27
1
-22
/
+22
*
Fix picorv32_axi STACKADDR default value
Clifford Wolf
2017-01-15
1
-1
/
+1
*
Add STACKADDR parameter to picorv32_axi module
Oguz Meteer
2017-01-15
1
-2
/
+4
*
Added rvfi_mem interface
Clifford Wolf
2016-12-20
1
-4
/
+28
*
Fixed some linter warnings in picorv32.v
Clifford Wolf
2016-12-15
1
-14
/
+14
*
Added rvfi_post_trap
Clifford Wolf
2016-12-13
1
-1
/
+3
*
Fixed catching jumps to misaligned insn
Clifford Wolf
2016-11-29
1
-7
/
+9
*
Renamed rvfi_opcode to rvfi_insn
Clifford Wolf
2016-11-28
1
-2
/
+2
*
More RVFI bugfixes
Clifford Wolf
2016-11-27
1
-7
/
+18
*
Minor RVFI bugfix
Clifford Wolf
2016-11-24
1
-1
/
+1
*
Added RISC-V Formal Interfcae (RVFI)
Clifford Wolf
2016-11-23
1
-0
/
+74
*
Another bugfix regarding compressed ISA and unaligned insns
Clifford Wolf
2016-11-18
1
-2
/
+2
*
Fixed the nontrivial compressed ISA bug found by tracecmp2
Clifford Wolf
2016-09-16
1
-3
/
+15
*
More fixes related to assertpmux checks
Clifford Wolf
2016-09-13
1
-2
/
+9
*
Added more asserts for the memory interface
Clifford Wolf
2016-09-13
1
-2
/
+35
*
Merge pull request #21 from wallclimber21/mem_wdata
Clifford Wolf
2016-09-08
1
-1
/
+3
|
\
|
*
Fix tabs
Tom Verbeure
2016-09-07
1
-2
/
+2
|
*
Only clock mem_wdata when necessary
Tom Verbeure
2016-09-07
1
-1
/
+3
*
|
Using assertpmux in "make check"
Clifford Wolf
2016-09-07
1
-1
/
+27
*
|
Two minor bugfixes
Clifford Wolf
2016-09-06
1
-2
/
+2
*
|
Added misisng MUL_CLKGATE stage
Clifford Wolf
2016-09-06
1
-4
/
+3
*
|
Added picorv32_pcpi_fast_mul MUL_CLKGATE
Clifford Wolf
2016-09-05
1
-4
/
+9
*
|
More picorv32_pcpi_mul timing improvements
Clifford Wolf
2016-09-04
1
-7
/
+12
*
|
Added optional FFs to picorv32_pcpi_fast_mul
Clifford Wolf
2016-09-04
1
-16
/
+24
*
|
Minor bugfix/cleanup (mostly for formal verification)
Clifford Wolf
2016-09-03
1
-1
/
+1
|
/
*
Moved cpuregs read/write to extra always blocks
Clifford Wolf
2016-08-31
1
-45
/
+79
*
Be more explicit about single register file write port
Clifford Wolf
2016-08-31
1
-4
/
+16
*
Bugfix in picorv32_pcpi_fast_mul
Clifford Wolf
2016-08-30
1
-1
/
+1
*
Merge branch 'fast_mul_opt' of https://github.com/wallclimber21/picorv32
Clifford Wolf
2016-08-30
1
-1
/
+2
|
\
|
*
Reduce rs1, rs2 from 64 to 33 bits to make life for synthesis tools easier.
Tom Verbeure
2016-08-29
1
-1
/
+2
[next]